ABSTRACT The hybrid stacked multicell converter (HSMC) is a competitive converter in the lowvoltage high-efficiency applications. Proper modulation and voltage balancing control are important for the operation of the HSMC, which may ensure the HSMC to obtain high-quality output and low power losses. A hybrid phase-shifted PWM (PS-PWM) with the modified reference signal is developed for nine-level HSMC (9L-HSMC), and the neutral point voltage can be naturally balanced in a fundamental cycle. Based on the hybrid PS-PWM, an active voltage balancing control is put forward for the flying capacitor (FC). The voltage balancing of FC is implemented by slightly modifying the reference signals to adjust the duty cycles of the high-frequency switches symmetrically. This method does not need complex calculations, and it can be easily extended to higher level HSMC and other FC-based configurations. The simulations are carried out to validate the merits of low power losses and superior power quality. A downscale experimental platform of a 9L-HSMC is a setup to verify the effectiveness of the proposed control strategy under both the steady state and the transient states. 
I. INTRODUCTION
In recent years, three-level neutral-point-clamped (NPC) converter has been widely used in high-power motor drives and renewable energy conversions [1] , [2] . However, as the number of voltage level increases, the clamping diodes and unbalance loss distribution will be fast increased. Due to the merits of absence of diodes and balanced loss distribution, the flying capacitor multilevel (FCM) converters are ideal alternatives for higher-level applications [3] . Nevertheless, a large number of flying capacitors (FCs) may reduce system reliability. In recent years, hybrid multilevel converters have been proposed and compared to popular multilevel topologies, they require less switches and FCs [4] - [17] .
Active neutral-point-clamped (ANPC) converter is a newly introduced hybrid multilevel converter (HMC),
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which combines the advantages of the NPC and FC converters [4] . Three-level ANPC and several five-level ANPC topologies have been put forward in [5] - [9] . The stacked multicell converter (SMC) is another HMC [10] , and it draws much attentions due to the overwhelming merits, such as modularity, and inherent natural balancing of FCs. Threelevel T-type converter (T 2 C) can be recognized as the SMC with one cell [11] - [13] . In low-voltage applications, threelevel T 2 C is a better choice than three-level NPC converter due to low conduction losses. Several HMC topologies have been proposed based on the T 2 C cell [14] - [17] .
To further increase the voltage levels with reduced devices (including dc voltage source, switches and FCs), several new hybrid stacked multicell converters (HSMCs) have been proposed based on the SMC [18] - [20] . These topologies are mainly obtained by adding low frequency (LF) switches to the original SMC. In [18] , the number of dc voltage sources was reduced to half. In [19] , a mixed stacked multicell converter was proposed, by adding four LF switches to the SMC. To reduce the LF switches, a HSMC was introduced in [20] , which was derived by adding only two LF switches into the SMC. The number of high-frequency (HF) switches has been reduced to half whereas the peak-to-peak value of output voltage has been doubled, so it is an attractive alternative for single-phase converter systems. When it is applied in threephase systems, an isolated dc source is required for each phase. In this paper, the HSMC is configured as a full bridge, which is composed of SMC and 2L half-bridge (2L-HB).
Capacitor voltage balancing control is one of the most essential issues for the HSMCs. Carrier-based pulse width modulation (PWM) methods are widely used in FC-based multilevel converters and they can achieve natural voltage balancing [21] , [22] . Several voltage balancing control methods have been proposed for HMCs [23] - [31] . Nature voltage balancing methods were put forward based on phase-shifted PWM (PS-PWM) in [23] and [24] and phase-disposition PWM (PD-PWM) in [25] and [26] . However, the control performance depends on the load power factor and switching frequency. In [24] , a RLC balancing booster circuit was proposed to achieve fast natural balancing which increased power losses. Several active voltage balancing control methods were proposed in [27] - [31] . In [27] , a space vector PWM (SVPWM) based voltage balancing control was proposed, but it is only applicable to three-phase systems, besides, a large number of voltage vectors make it complex. In [28] , an active voltage balancing method was proposed based on the implementation of cost function to minimize the FC voltage deviations, which requires complex calculations. In [29] , a voltage balancing control based on PS-PWM was proposed for SMC, which balances the FC voltages with a proportional controller. However, the voltage balancing control for the SMC in [28] and [29] did not discuss the balancing of neutral point (NP) voltage. In [30] , a multicarrier-based PWM method was proposed for balancing NP voltage by using zero-sequence injection method. In [31] , the theoretical analysis of the NP voltage balancing was put forward for the 5L ANPC. In [32] , an active voltage balancing control was proposed, which is implemented by using dynamic models. But the switching frequency and power losses were not discussed. Other voltage balancing control methods are also applied in different multilevel converters [33] - [35] .
Due to different topologies and PWM algorithms, those aforementioned voltage balancing control methods cannot be directly applied to the HSMC. The previous voltage balancing control of the HSMC is commonly based on the selection of redundant switching states [20] . However, the switching frequency of the switches is varied significantly. There is also rare report on the voltage balancing control method for both the NP and FCs of the HSMC. For this reason, this paper proposes a new active voltage balancing control (AVBC) strategy for the HSMC to achieve constant average switching frequency and united voltage balancing control of the NP and FCs. A hybrid PS-PWM with modified reference signal is developed for the HSMC, where switches of the SMC operate in high frequency and the switches of 2L-HB operate in fundamental frequency. With this hybrid PS-PWM the merits of low power losses and superior output power quality can be obtained. Moreover, the hybrid PS-PWM achieves natural balancing of the NP voltage in a fundamental cycle. The AVBC strategy is implemented by modifying the reference signals of the HF switches slightly, which adjusts duty cycles of HF switches symmetrically. Therefore, the AVBC neither need additional balancing circuits nor complex calculations, and it can be easily extended to higher level and multi-phase configurations.
This paper is organized as follows. In Section II, operating principle of the HSMC and comparisons are described. In Section III, the modified hybrid PS-PWM and AVBC strategy are put forward. In Section IV, the FFT spectrum, current THD and power losses are studied by simulations. In Section V, a small-scale experimental platform of the HSMC is built, and experiment results under steady state and transient states are presented. Finally, the conclusions are drawn in Section VI. 
II. HYBRID STACKED MULTICELL CONVERTERS
A. NINE-LEVEL HSMC Fig. 1 shows the circuit diagram of single-phase 9L-HSMC. It is composed of a 5L-SMC and a 2L-HB, and the midpoints of the 5L-SMC and 2L-HB are two AC output terminals X 1 and X 2 . where v a and i a are output voltage and phase current, respectively; i f 1 , i f 2 are FC currents that flow through C f 1 and C f 2 ; I NP is the instantaneous NP current.
To make full use of the merits of the 9L-HSMC, the switches T 11 , T 12 , T 21 , T 22 and their complementary switches of the 5L-SMC operate in high frequency (depends on the utilized carrier frequency) and the switches T 1 and T 1 of the 2L-HB operate in fundamental frequency (equals to 50Hz). Then the high quality output and low power losses will be obtained. Assuming the dc-bus voltage is V dc , the capacitor voltages v c1 and v c2 should be maintained at V dc /2 and the reference voltage of C f 1 and C f 2 is V dc /4. 
B. SWITHING STATES AND CURRENT PATHS
where S 1 , S 11 , S 12 , S 21 and S 22 are switching functions of switches T 1 , T 11 , T 12 , T 21 and T 22 , respectively. To make it more comprehensive, the current paths and switching state combinations are shown in Fig. 2 under the positive current (i a > 0) for voltage levels ±V dc and ±V dc /4, where on-state and off-state devices are marked in black and gray colors, respectively. As can be seen in Fig. 2 (a) and 2(b), the states V 1 and V 18 are used to output voltage V dc and −V dc , and no current flows through the FCs. As shown in Fig. 2 (c) and 2(d), states V 7 and V 8 can be selected to output V dc /4, and they have opposite effects on the C f 2 . States V 11 and V 12 are used to output −V dc /4, resulting in discharging and charging C f 1 , as shown in Fig. 2 (e) and 2(f). Note that the effects on the FC voltage will be opposite with the reversal of phase current.
C. GENERIC TOPOLOGY OF HSMC
The HSMC can be extended to generate more voltage levels for obtaining higher quality output waveforms, and then the cost and volume of the output filter would be decreased. Fig. 3 shows the generic circuit configuration of the (4n + 1)-level HSMC, which is obtained by combing an n-cell (2n + 1)-level SMC with a 2L-HB.
If the dc-bus voltage is V dc , the voltages of C fn1 and C fn2 should be controlled at their reference value V dc /(2×n). The reference value of FCs in the k th cell can be expressed as The comparisons of n-level FC-based multilevel converters are shown in Table 2 . It is shown that the HSMC has fewer switches and FCs than the other compared converters for generating a higher level voltage.
III. PROPOSED VOLTAGE BALANCING CONTROL
A modified hybrid PS-PWM approach is developed for the HSMC by combining the PS-PWM with the PD-PWM algorithms. The natural balancing of NP voltage is theoretically analyzed. A new AVBC strategy based on the modified hybrid PS-PWM is proposed to balance the FC voltages. 
A. MODIFIED HYBRID PHASE-SHIFTED PWM
In the HSMC, there are LF switches which have to endure high voltage and should be switched in low frequency to reduce the switching losses. The switches in the SMC should be operated in high frequency to obtain high-quality output waveforms. To meet this requirement, a hybrid PS-PWM is developed, and the modified reference signal v ref is obtained from the original modulation signal v am . They are
where sign( ) is sign function,m is modulation index (0 ≤ m ≤ 1), ω and ϕ are angular frequency and power factor angular, respectively. 
B. THEORETICAL ANALYSIS OF NP VOLTAGE NATURAL BALANCING
It can be seen from Fig. 1 and Tab. 1 that the phase current flows through NP when T 11 and T 12 are switched on, and the instantaneous NP current i NP can be expressed as If the carrier frequency f c is higher enough than the fundamental frequency, v ref can be assumed constant in one carrier cycle. Then the duty cycle of the HF switches can be defined as
where 
. (17) According to Eq. (8) to Eq. (17), the average NP currentī NP can be obtained by combining the contributions of V 3 , V 4 , V 7 , V 11 , V 13 and V 17 in a carrier cycle, and yieldinḡ
According to Eqs. (3), (7) and (18), the average NP current in a fundamental cycle T can be calculated bȳ
From (19) , the average NP current in a fundamental cycle T for a single phase is equal to zero. It means that the NP voltage of the 9L-HSMC is naturally balanced by using the modified hybrid PS-PWM method under ideal and steadystate condition. For three-phase applications, there are two circuit configurations which are supplied by three isolated dc sources and one single dc source, as shown in Fig. 5 . As can be seen in Fig. 5(a) , the NP voltage of each phase can be naturally balanced by using the modified hybrid PS-PWM, which named ''single-phase method''. The balance of the NP voltage in Fig. 5(b) can be achieved by ''three-phase method'' such as zero-sequence injection in carrier-based PWM methods and optimum redundant vector selection in SVM-based methods. The relationship between the average NP current and zero-sequence voltage is similar as the NPC and ANPC converters [30] , [31] .
C. ACTIVE VOLTAGE BALANCING CONTROL
As shown in Table 1 , the redundant sates are available for each level except for -V dc and V dc , which provides a freedom degree for balancing FC voltages. For example, V 7 
The average FC currents in a carrier cycle can be rewritten as
where d ij (i=1, 2; j=1, 2) is duty cycle of the switch S ij , and i a is average phase current over a carrier cycle. It can be seen from (21) that the average FC current is determined by the phase current and duty cycle of the adjacent HF switches. The voltage deviations of the FC voltage can be calculated by the average FC current. It yields
where v f 1 and v f 2 are FC voltage deviations, and they are defined as
Since the phase current in one carrier cycle is assured constant, the duty cycle can be adjusted to balance the FC voltage according to (21) and (22) . When using the PS-PWM to the original SMC, it meets d 11 = d 21 If C f 1 needs to be discharged, a negative average FC currentī f 1 should be generated. As d 11 and d 21 decrease and increase symmetrically, the output voltage will not be changed but a negative currentī f 1 is provided. Fig. 6(a) shows the modified states by adjusting the duty cycle. The new duty cycles d 11 and d 21 are obtained by 
3) When v ref ∈ [−0.5, 0), T 1 is switched on and T 11 , T 21 are switched off continually. If C f 2 needs to be discharged, a negativeī f 2 should be generated. And then d 12 and d 22 will decrease and increase symmetrically. Fig. 6(c) shows the modified states by adjusting the duty cycle. The new duty cycles d 12 ,d 22 and the negativeī f 2 are obtained by
where d 12 
Since the compensated duty cycle d ij (i, j = 1, 2) is a quite small adjusted value, it can be obtained by using a proportional integrator (PI) or a hysteresis controller. Here a proportional controller is used to simplify the controller. The compensated duty cycle d 1 and d 2 can be calculated by
where sign(i a ) is the sign function and it is 1 and −1 when i a >0 and i a <0, respectively. K is a proportional factor, and it can be tuned flexibly to minimize the FC voltage deviation. In the AVBC, the voltage balancing is realized by adjusting duty cycles of the HF switches symmetrically, and it does not depend on the modulation index and carrier frequency. Fig. 7 shows the principle of the proposed hybrid PS-PWM combined with AVBC algorithm. The gating signals of LF switches T 1 and T 1 are generated by comparing v am with zero. The new duty cycle d ij of the HF switch T ij is generated by tuning the factor K according to the FC voltage deviation and sign(i a ). For example, assuming sign(i a ) = 1 and C f 1 needs to be charged, a positive FC average currentī f 1 should be generated. The compensated duty cycle d 11 and d 21 are generated and used to form the new duty cycle (reference signal v 11 and v 21 ). In this case, a positiveī f 1 will be generated to charge the C f 1 .
D. IMPLEMENTATION OF PROPOSED ALGORITHM
Overall, the AVBC based on modified hybrid PS-PWM can be implemented by the following steps: (6)-(7).
E. GENERALIZED ALGORITHM
As shown in Fig. 3 , a higher level HSMC is achieved by stacking more HF cells in the SMC, which may be suitable for lowvoltage high-efficiency applications, such as the renewable energy conversion system, power quality compensator. The FC voltages in each HF cell should be balanced separately. Fortunately, the proposed AVBC can be easily extended due to the modularity of the HSMCs. Fig. 9 shows the generalized algorithm of the proposed AVBC with hybrid PS-PWM for a (4n + 1)-level HSMC with n HF cells. As shown in Fig. 9 , the AVBC consists of n cells that are used to adjust the duty cycles for the HF switches of each HF cell. The reference value of the FC voltages v fk1 and v fk2 (k = 2, 3, . . . , n) for the k th HF cell has been defined in Eq. (2) . The required number of carriers is equal to 2n for a (4n + 1)-level HSMC, and they have a π/n phase-shift with each other. Table 3 shows the comparisons of voltage balancing control methods for FC-based multilevel converters. The proposed AVBC method requires neither additional hardware circuits nor complex calculations, and voltage balancing control for both NP and FC is achieved.
IV. PERFORMANCE EVALUATIONS
To evaluate the performance of 9L-HSMC with the proposed control strategy, a simulation model is built in the MATLAB/Simulink with system parameters are listed in Table 4 . The dc bus is supplied by a dc power source V dc = 1 kV while the ac-side output is series connected with a linear RL-load (R = 10 , L = 10 mH). Infineon switches FZ400R17KE3 are used in the main circuit. The power losses are calculated by using the PLECS Toolbox within MATLAB/Simulink environment based on the constructed model. Fig. 10 shows the simulation results, where the carrier frequency f c is 2 kHz and the modulation index m is 0.9. The high-frequency cell voltage v ao and ac-side output voltage v a have five levels and nine levels, respectively. Fig. 10 (b) shows the first sideband harmonics centered around 4 kHz, since the equivalent frequency is 2f c . Fig. 11 shows the THD of phase current plot versus m (from 0.1 to 1.0) and f c (from 0.5 to 5 kHz). It reveals that the THD is decreased by increasing the value of m and f c to some extent.
A. FFT SPECTRUM AND THD ANALYSIS

B. AVERAGE SWITCHING FREQUENCY
The average switching frequency f sw_avg of the 9L-HSMC over one fundamental cycle is defined as
where f s1 , f s11 , f s12 , f s21 and f s22 are average switching frequencies of the switches T 1 , T 11 , T 12 , T 21 and T 22 , respectively.
To evaluate the effect of proportional factor K in the AVBC strategy, the average switching frequency f sw_avg and the peak-to-peak value of FC voltage deviation V peak , according to the factor K are given in Fig. 12 . Here m = 0.9 and f c = 2 kHz. As the K increases from 0 to 1, V peak and f sw_avg vary in opposite trends. As can be seen in Fig. 12 , the value of f sw_avg is not varied significantly with the range of K from 0.3 to 1, and the value of V peak decrease continuously. It can be concluded that a relative constant switching frequency and good balancing capability are obtained by using the AVBC strategy. In order to obtain an optimum control performance, the value of K is selected as 0.6 by making a tradeoff between V peak and f sw_avg .
FIGURE 12.
Average switching frequency f sw _avg and peak-to-peak value of FC voltage deviation V peak versus factor K . 
C. SENSITIVITY TO PARAMETER VARIATIONS
As illustrated in Section III, the proposed AVBC algorithm is realized by adjusting duty cycles of the HF switches, which may change the modulation signal slightly. In order to validate the sensitivity to parameter variations, two transient cases regard to variations of modulation index m and carrier frequency f c are conducted. 
D. POWER LOSSES ANALYSIS
This section investigates the power losses distribution of the 9L-HSMC with the proposed control strategy. Here, two main kinds of power losses are considered, namely conduction losses and switching losses [36] , [37] . The conduction losses is related with ON-state equivalent resistance and forward voltage drop of switches and diodes, and they are expressed as
where, V T and V D are the on-state voltage drops of the switch and diode, respectively, R T and R D are the on-state equivalent resistances,P con_sw and P con_d are conduction losses for a typical switch and diode. So total conduction losses P con of the 9L-HSMC are obtained by
where x(t) and y(t) represent the number of switches and diodes in the current path. The switching losses can be calculated by using the linear approximation of voltage and current. The energy losses of switch k caused by turning-on and turning-off are calculated by
where t on and t off are the turn-on and turn-off time of the switch, respectively. V sw,k is the off-state voltage of the switch k. N on,k and N off ,k are the number of turn-on and turn-off switches during a fundamental cycle T . The total switching losses of the 9L-HSMC can be calculated by
Fig . 16 shows the percentage of distributed power losses (conduction losses and switching losses) among ten switches for the 9L-HSMC. As shown in Fig. 16(a) , the conduction loss percentage of LF switches in the 2L-HB is higher than that of HF switches in the 5L-SMC. Since the LF switches T 1 and T 1 of the 2L-HB are controlled to switch in fundamental frequency, the percentages of switching losses of T 1 and T 1 are less than 2%, as shown in Fig. 16(b) . Fig. 17 shows power loss distributions of IGBTs and diodes. It can be seen from Fig. 17 that the amount of switching losses is bigger than conduction losses for the HF switches, because they are switched in high frequency to balance the FC voltages. It is worth noted that the switching losses of the LF switches are negligible, which reduces the total power losses. The information of loss distributions is useful for the design of heat sinks. Moreover, it is possible to equip the HSMC by using power switches with different voltage ratings to exploit their advantages. 
V. EXPERIMENTAL VALIDATIONS
To validate the 9L-HSMC with the proposed control strategies, a small-scale experimental platform is built, as shown in Fig. 18 . The experimental system is composed of main converter circuit, voltage and current sensing circuits, controller and PWM driving circuit. A real-time board/module MicroLAB is used to implement the ADC and control strategies. The converter dc bus is supplied with a constant dc source, and the ac-side terminals are connected to a linear resistor load through a filtering inductor (L = 4.3 mH, R = 15 ). The modified hybrid PS-PWM with carrier frequency f c = 2 kHz and modulation index m = 0.9 is used by combing with the proposed AVBC strategy. The PWM gating signals of power switches are generated by the driving circuits and the dead-time circuit with an accurate dead time between the gating signals of the complementary switches. The experiment parameters are listed in Table 5 . Although some high-frequency switching components exist in the FC voltages, no voltage spikes and low-frequency voltage ripples are observed in the capacitor voltages. Fig. 21 shows experiment results of the hybrid PS-PWM and the proposed control strategy, respectively. As shown in Fig. 21(a) , the output voltage is distorted seriously due to the unbalanced FC voltages. Under the modified hybrid VOLUME 7, 2019 PS-PWM combined with the AVBC strategy, the FC voltage is balanced, as shown in Fig. 21(b) . Fig. 22 shows the FC voltage with step changing between two different conditions. As can be seen in Fig. 22 , both the voltage of FC and dc-link capacitor recover balance rapidly under the proposed control strategy. Fig. 24(b) . To make a tradeoff between the output quality and switching losses, the f c is set as 2 kHz in this paper. As can be seen from Figs. 23 to 25, during step changes of multiple variables f out , f c and m, the desired output voltages v ao and v a are obtained quite well under the hybrid PS-PWM combined with AVBC strategy. The transient time is less than one half cycle, and no significant voltage spike is observed during the transient process. Hence, the proposed AVBC strategy is robust and the deviation of FC voltages is not influenced significantly with changes of system parameters, such as modulation index and carrier frequency. 
VI. CONLUSIONS
In this paper, a hybrid PS-PWM with modified reference signal is developed and a new AVBC strategy is put forward to balance the capacitor voltage. With this control strategy voltage balancing of the NP is achieved naturally in a fundamental cycle and the FC voltage is balanced precisely. The switching frequency can be regulated flexibly by using the AVBC, and a relative constant switching frequency is obtained. The distribution of power losses for the HSMC are studied by using the PLECS toolbox. The switching losses of the LF switches occupy small proportion to the total losses and the percentage is less than 2% for each LF switch. The HSMC with hybrid PS-PWM and AVBC strategy has merits of superior output power qualities and low power losses. Due to the modularity, the proposed AVBC algorithm is easy to be extended to higher level HSMCs. Experiments under steady state and several transient states are conducted and verify the effectiveness of the proposed control strategies.
